


# 3.3V, USB3.0/DP1.2 6:4 Matrix Switch

## **Features**

- → 6 Differential Channel to 2/4 Differential Channel Matrix Switch
- → USB 3.0 5Gb/s Super Speed and DP 1.2 5.4Gb/s switching to USB Type C connector
- → Supports either pin control or I<sup>2</sup>C control to configure the mux
- → Low insertion loss: -1.2dB @ 5Gb/s
- → Return loss: -21dB @ 5Gb/s
- → -3dB Bandwidth: 6GHz
- → Multiplexes one of the following to USB Type C connector:
  - USB3.0 signal only
  - One lane of USB3.0 signal and 2 channels of DP1.2 or 4 channels of DP1.2 signal.
- → With DP1.2 operating, AUX+ and AUX- are muxed to SBU pins. Max swing on SBU pins are from -0.35V to 3.95V
- → 3.0V to 3.6V Power Supply.
- → Industrial Temperature Range: -40°C to 85°C
- → Packaging (Pb-free & Green):
  - 40- contact, TQFN(3 x6mm)

# Pin Configuration (40 pin TQFN)



### **Description**


Pericom Semiconductor's PI3USB30532 is a 6:4 differential channel bi-directional matrix switch solution for switching USB3.0 and/or DP1.2 signals through USB3.0 Type-C connector.

It multiplexes either 1 lane of USB3.0, 1 lane of USB3.0 and 2 channels of DP1.2 or 4 channels of DP1.2 to the USB Type C connector. In addition, AUXHPD channels are also multiplexed to the Type C connector. PI3USB30532 offers excellent signal integrity for high-speed signals and low power dissipation. Insertion loss is -1.2dB and return loss is -21dB at 5Gb/s speed of USB3.0.

## **Application**

- → Routing USB3.0 SuperSpeed and DP1.2 signals through the USB Type C Connector.
- → Applications include Ultrabook, 2 in 1 Notebook, Tablet, Mobile Workstation, All In One PC, Monitor, Docking Station, Phone

# **Block Diagram**





# **Pin Description**

Pin#	Pin Name	Type	Description
4, 7, 10, 13, 23, 26, 29, 32	VDD	Power	3.0V - 3.6V power supply.
11, 12	TX+, TX-	I/O	Differential USB3.0 Transmit signal. Connected internally with 100Kohm pulldown to ground.
16, 17	RX+, RX-	I/O	Differential USB3.0 Receive signal. Connected internally with 100Kohm pulldown to ground.
39, 40	DP0+, DP0-	I/O	Differential DP0 signal. Connected internally with 100Kohm pulldown to ground.
2, 3	DP1+, DP1-	I/O	Differential DP1 signal. Connected internally with 100Kohm pulldown to ground.
5, 6	DP2+, DP2-	I/O	Differential DP2 signal. Connected internally with 100Kohm pulldown to ground.
8, 9	DP3+, DP3-	I/O	Differential DP3 signal. Connected internally with 100Kohm pulldown to ground.
19, 20	AUX+, AUX-	I/O	Differential Auxiliary signal for DP.
22, 21	SBU1, SBU2	I/O	Side Band signal at Type C connector.
25, 24	RX1+, RX1-	I/O	Differential Receive signal 1 at Type C connector.
28, 27	TX1+, TX1-	I/O	Differential Transmit signal 1 at Type C connector.
31, 30	TX2+, TX2-	I/O	Differential Transmit signal 2 at Type C connector.
34, 33	RX2+, RX2-	I/O	Differential Receive signal 2 at Type C connector.
			Control mode selection
1	MODE	I	MODE = 1, I2C control
			= 0, pin control through CONF[2:0]
35, 36, 38	CONF[2:0]	I	Switch configuration selection pin when MODE = 0, please refer to 'switch selection truth tanle' for detail, When MODE = 1, these pins are part of the I2C interface as SDA/SCL/A1.
38	SDA	I/O	Serial in data of I2C when MODE = 1.
36	SCL	I	I2C clock input pin when MODE = 1.
35	A1	I	A[1] of A[1:0] I2C selectable address when MODE = 1.
14	A0	I	A[0] of A[1:0] I2C selectable address when MODE = 1.
15, 18, 37, Center Pad	GND	Power	Ground supply.




## **Configuration Table**

Switch	Open	Open	4 lane of DP1.2	4 lane of DP1.2 Swap	USB3	USB3 Swap	USB3 +2 lane of DP1.2	USB3 +2 lane of DP1.2 Swap
Conf[2:0]	000	001	010	011	100	101	110	111
TX	X	X	X	X	TX1	TX2	TX1	TX2
RX	X	x	X	X	RX1	RX2	RX1	RX2
DP0	X	X	RX2	RX1	X	X	RX2	RX1
DP1	X	X	TX2	TX1	X	X	TX2	TX1
DP2	X	X	TX1	TX2	X	X	X	X
DP3	X	X	RX1	RX2	X	X	Х	X
AUX+	X	X	SBU1	SBU2	X	X	SBU1	SBU2
AUX-	X	X	SBU2	SBU1	X	X	SBU2	SBU1

000 = switch open with power down

001 = switch open only, no power down



PI3USB30532 Application Diagram



## **Maximum Ratings**

(Above which useful life may be impaired. For user guidelines, not tested.)

Supply Voltage to Ground Potential, $V_{DD} = 3.3V$ 0.3V to 4.3V
Control DC input0.3V to $V_{DD} \! + \! 0.3V$
Ambient Operating Temperature40 to +85°C
Storage Temperature65 to +150°C
Junction Temperature
Soldering Temperature
Channel DC input for USB, DP0.3V to 1.2V
Channel DC input for AUX0.35V to VDD

**Note:** Stresses greater than those listed under MAXI-MUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# **Recommended Operation Conditions**

Parameter	Min.	Тур.	Max.	Unit
Ambient Operating Temperature	-40		+85	°C
Power Supply Voltage (measured in respect to GND)		3.3	3.6	V

### **Static Characteristics**

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
$V_{DD}$	Supply Voltage		3.0	3.3	3.6	V
		VDD = 3.3V		200		4
	VDD Comple Comment	all Conf[2:0] states except [000]		300	350	μΑ
$I_{DD}$	VDD Supply Current	VDD = 3.3V		10	20	4
		Conf[2:0] = 000		10	30	μΑ
		VDD = 0V				
		VIO(usb3) = 0V				
$I_{\mathrm{OFF}}$	I/O leakage when power is off	VIO(dp1.2) = 0V			50	nA
		VIO(aux) = 0V				
		VIO(sbu) = 0V				
Control/I	2C pin (MODE, A0, A1, SDA, SCI	L)				
_	77. 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	VIH = VDD				
$I_{IH}$	High level digital input current	VDD = 3.6V			5	μΑ
-	T 1 11: 11: 11: 11: 11: 11: 11: 11: 11:	VIL = GND			_	
$I_{IL}$	Low level digital input current	VDD = 3.6V			5	μA
V <sub>IH</sub>	High level digital input voltage	VDD = 3.0V-3.6V	0.75 *VDD			V
V <sub>IL</sub>	Low level digital input voltage	VDD = 3.0V-3.6V			0.6	V
Control p	oin (CONF [2:0])					
_	TT: 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	VIH = VDD				
$I_{IH}$	High level digital input current	VDD = 3.6V			5	μΑ
All trademarks are	property of their respective owners	1	•			



Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
T.	I 1 1 3: -: t-1:	VIL = GND				
$I_{IL}$	Low level digital input current	VDD = 3.6V			5	μΑ
$V_{IH}$	High level digital input voltage	VDD = 3.0V-3.6V	1.2			V
$V_{\rm IL}$	Low level digital input voltage	VDD = 3.0V-3.6V			0.4	V
	X+, TX-, RX+, RX-, TX1+, TX1-, RX 2-, DP3+, DP3-)	X1+, RX1-, TX2+, TX2-, RX2+, RX2-	DP0+, D	P0-, DP	1+, DP1-	,
(AUX+, AU	UX-, SBU1, SBU2)					
0	USB3/DP1.2 switch OFF capaci-	VIO = GND		1.2		Г
$C_{OFF}$	tance	f = 1MHz		1.2		pF
	LISP2/DD1 2 gwitch ON conscitoned	VIO = GND		2.2		nE
$C_{ON}$	USB3/DP1.2 switch ON capacitance	f = 1MHz		2.3		pF
0	AUX+/AUX- switch OFF capaci-	VIO = GND		4.0		pF
$C_{OFF}$	tance	f = 1MHz				pr
	ALIVI /ALIV avvitah ON canacitance	VIO = GND		7.0		nE
$C_{ON}$	AUX+/AUX- switch ON capacitance	f = 1MHz		7.0		pF
	I/O leakage for TX_to_TX1/TX2,	VDD = 3.6V,		1		
$ m I_{OZL}$	RX_to_RX1/RX2 DPx_to_TX/	VIO (usb3) = 0V,			5	
IOZL	RX(x = 0, 1, 2, 3) AUX_to_SBUy(y = 1, 2)	VIO (dp1.2) = 0V,				μΑ
		VIO (aux) = 0V				
	I/O leakage for TX_to_TX1/TX2,	VDD = 3.6V,				
т	RX_to_RX1/RX2 DPx_to_TX/	VIO (usb3) = 1.2V,		1	15	
$I_{OZH}$	$RX(x = 0, 1, 2, 3) AUX_{to_SBUy}(y$	VIO (dp1.2) = 1.2V,		1	13	μA
	= 1, 2)	VIO (aux) = 4.0V				
Linear reg	ion for Analog switch					
	Linear region for analog switch	VDD = 3.3V,				
Vp_IO	TX_to_TX1/TX2, RX_to_RX1/	Ipass = 10mA	1.4	1.6		V
	$RX2 DPx_to_TX/RX(x = 0, 1, 2, 3)$	_				
Vp_IOSB	Linear region for analog switch	VDD = 3.3V,	4.0	4.2		V
, b_100p	$AUX\_to\_SBUx(x = 1, 2)$	Ipass = 10mA				



## **Dynamic Characteristics**

Min and Max apply for  $T_A$  between -40°C to 85°C Typical values are referenced to  $T_A$  = 25°C

Symbol	Parameter	<b>Test Conditions</b>	Min.	Тур.	Max.	Units
tstartup	Startup time	Supply voltage valid or (*) the device is powered up & channel is turn on to its specified characteristics VDD = 3V		10	20	μs
trcfg	Reconfiguration time	Conf[2:0] change to channel specified operating characteristics		1	2	
tpd	Propagation delay 1	From input port to output port USB/DP		80		ps
tpd	Propagation delay 2	From input port to output port AUX		150		ps
tsk	Skew time 1	From input port to output USB/DP Bit to bit skew		10		ps
tsk	Skew time 2	From input port to output AUX Bit to bit skew		20		ps
VI_sub_dp	USB/DP input signal	USB/DP switch analog signal	-0.3		1.2	V
VI_aux	AUX+/AUX- input signal	AUX switch analog signal	-0.35		VDD	V

<sup>\*</sup> Conf[2:0] changes from [000] to [001]/[010]/[011]/[100]/[101]/[111]

## **Switch AC Electrical Characteristics**

Min and Max apply for  $T_A$  between -40°C to 85°C and  $T_J$  up to +125°C (unless otherwise noted). Typical values are referenced to  $T_A = +25$ °C,  $V_{DD} = 3.3$ V

Symbol	Parameter	Frequency/Vcom		Тур.	Units
BW_usb	-3dB bandwidth of USB3	-		6.0	GHz
$I_{L}$	Differential Insertion Loss	2.5/2.7GHz/0V		-1.2/-1.3	dB
$R_{L}$	Differential Return Loss	2.5/2.7GHz/0V		-21/ -20	dB
Xtalk	Differential Crosstalk	2.5/2.7GHz/0V	USB	-38/-37	dB
Ataik	Differential Crosstalk	2.5/2./GHZ/UV	DP	-25/-24	аь
Xoff	Off Isolation	2.5/2.7GHz/0V		-23/-22	dB

#### I<sup>2</sup>C AC Electrical Characteristics

		Fast Mode	Fast Mode (400kHz)		
Symbol	Parameter	Min.	Max.	Units	
$f_{SCL}$	SCL Clock Frequency	0	400	kHz	
t <sub>HDSTA</sub>	Hold Time (Repeated) START Condition	0.6	-	μs	
t <sub>LOW</sub>	LOW Period of SCL Clock	1.3	-	μs	
t <sub>HIGH</sub>	HIGH Period of SCL Clock	0.6	-	μs	
t <sub>SETSTA</sub>	Set-up Time for Repeated START Condition	0.6	-	μs	
t <sub>HDDAT</sub>	Data Hold Time	0	0.9	μs	
t <sub>SETDAT</sub>	Data Set-up Time	100	-	μs	
t <sub>r</sub>	Rise Time of SDA and SCL Signals	20+0.1C <sub>b</sub>	300		
$t_{\mathrm{f}}$	Fall Time of SDA and SCL Signals	20+0.1C <sub>b</sub>	300	ns	
t <sub>SETSTO</sub>	Set-up Time for STOP Condition	0.6	-	μs	



#### **I2C Control**

\*\* I2C function reference:

" THE I2C-BUS SPECIFICATION, VERSION 2.1"

#### **I2C Control register:**

		Register Bits						
	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Slave address (First byte is slave address)	1	0	1	0	1	A1	A0	0/1 (W/R)
Vendor ID (Second byte is vendor ID, read only)	0	0	0	0	0	0	0	0
Selection control (Third byte is for selection control, read/write)	0	0	0	0	0	conf[2]	conf[1]	conf[0]

#### Note:

- 1. Bit7 Bit3 = Version ID (00000) in (01H)
- 2. Bit2 Bit0 = Pericom Vendor ID (000) in (01H)
- 3. A0, A1 are hardware selectable (pin35, pin36)

#### **Bus Transactions**

Data teansfers follow the format shown in Fig.A1 After the START condition (S), a slave address is sent. This address is 7 bits long followed by an eighth bit which is a data direction bit (R/W) - a 'zero' indicates a transmission (WRITE), a 'one' indicates a request for data (READ). A data transfer is always terminated by a STOP condition (P) generate by the master. However, if a master still wishes to communicate on the bus, it can generate a repeated START condition (S) and address another slave without first generating a STOP condition. Various combinations of read/write formats are then possible within such a transfer.




Figure A1: A Complete Data Transfer

<sup>4.</sup> conf[2]/conf[1]/conf[0] are written into the register by the master PI3USB30532 will decode Bit2 - Bit0 in (02h) for I2C control (Pin1/MODE = 1). Default powerup state is 000.



Data is transmitted to the PI3USB30532 registers using the Write mode as shown in Figure 2. Data is read from the PI3USB30532 registers using the Read mode as shown in Figure A2.




Figure 2: Write to Control Register





Figure A2: Read to Control Register



# **Packaging Mechanical: 40-Pin TQFN**



Note: For latest package info, please check: http://www.pericom.com/support/packaging/packaging-mechanicals-and-thermal-characteristics/

# **Ordering Information**

Ordering Code	Packaging Code	Package Description
PI3USB30532ZLE	ZL	40-contact, 3x6mm (TQFN)

#### NOTES:

1. Thermal characteristics can be found on the company web site at www.pericom.com/package

- 2. E = Pb-free and Green
- 3. Adding an X suffix = Tape/Reel